Current Testing Procedure for Deep Submicron Devices
نویسندگان
چکیده
This paper presents a test technique that employs two different supply voltages for the same Iddq pattern. The results of the two measurements are subtracted in order to eliminate the inherent subthreshold leakage. Summary of the experiment carried out on “System on a Chip” (SOC) device build in 0.35μ technology is also shown. These experiments proved that the method is effective in detecting failures not detectable with the single limit Iddq.
منابع مشابه
A Simple General-purpose I-V Model for All Operating Modes of Deep Submicron MOSFETs
A simple general-purpose I-V model for all operating modes of deep-submicron MOSFETs is presented. Considering the most dominant short channel effects with simple equations including few extra parameters, a reasonable trade-off between simplicity and accuracy is established. To further improve the accuracy, model parameters are optimized over various channel widths and full range of operating v...
متن کاملIs IDDQ testing not applicable for deep submicron VLSI in year 2011?
In this work, IDDQ current for the deep submicron VLSI in year 2011 is estimated with a statistical approach according to the International Technology Roadmap for Semiconductors 1999 Edition considering process variations and different input vectors. The estimated results show that the standard deviation of the IDDQ current is proportional to the square root of the circuit size and the IDDQ cur...
متن کاملModeling Deep-submicron MOS Devices for Circuit Simulation
Important features of a deep-submicron MOSFET drain current model capable of supporting both digital and analog circuit simulations are described. Formulation of the commonly used mobility and velocity saturation models have to be revised to account for the influnce of the higher clecttic field in deep-submicron devices. For analog circuit simulations, output resistance modeling and smooth tran...
متن کاملAnalysis of Nonuniform ESD Current Distribution in Deep Submicron NMOS Transistors
This paper presents a detailed study of the nonuniform bipolar conduction phenomenon under electrostatic discharge (ESD) events in single-finger NMOS transistors and analyzes its implications for the design of ESD protection for deep-submicron CMOS technologies. It is shown that the uniformity of the bipolar current distribution under ESD conditions is severely degraded depending on device fing...
متن کاملDesign and Implementation of Low Leakage SRAM Acrhitectures using CMOS VLSI Circuits in Different Technology Environment
There is a demand for portable devices like mobiles and laptops etc. and their long battery life. For high integrity CMOS VLSI circuit design in deep submicron regime, feature size is reduced according to the improved technology. Reduced feature size devices need low power for their operation. Reduced power supply, reduces the threshold voltage of the device. Low threshold devices have improved...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- J. Electronic Testing
دوره 17 شماره
صفحات -
تاریخ انتشار 2001